Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables you to confidently make architectural decisions, optimize performance or develop bare metal software.

Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in SystemC simulation environments as well as RTL simulators.

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A75, Cortex-A65, Cortex-A65AE, Cortex-A76AE, Cortex-A55, Cortex-A53, Cortex-A35, Cortex-A32
Cortex-R Series Cortex-R52, Cortex-R8, Cortex-R5
Cortex-M Series Cortex-M33, Cortex-M23, Cortex-M7, Cortex-M3, Cortex-M0+

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, CMN-600, CCI-550
Interrupt Controllers GIC-600, GIC-500
System Memory Management Units MMU-600
Memories BP-140, DMC-400

Free White Papers

Cortex A53 System Optimization »

Software Driven Power Analysis »

Modeling Techniques Maximize Value of Virtual Platforms »

More Resources

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Community Blogs

Blog post image
Arm School Program - content and training update

Nicholas Sample, Senior Manager on the Arm School Program, presents a round-up of recent developments from the team, including the release of teaching resources.

4 days ago by Nicholas Sample
Blog post image
Arm Research Summit: Five Years of Innovation and Collaboration

The Arm Research Summit has been engaging academics, industry experts and researchers since 2016, promoting collaboration in a research led environment. Overtime the Summit has grown and developed, seeing a 209% increase in attendance over 4 years,…

4 days ago by Rhiannon Burleigh
Blog post image
Upcoming changes to Arm's technical documentation websites

Read about how the new documentation hub has been built and what features it includes from Arm infocenter.

12 days ago by Chris Royston
Blog post image
Introduction to Statistical Profiling Support in Streamline

Read about Arm Streamline Performance Analyzer (Streamline) and how it supports profiling using the Statistical profiling Extension (SPE).

13 days ago by Ben Gainey
Blog post image
What are the Advantages to Future Developers of Learning Linux Operating…

Arm Education interviews Wim Vanderbauwhede and Jeremy Singer about their new book that teaches undergraduate students the foundations of Linux OS.

13 days ago by Michael Shuff
Blog post image
A Year of Discovery: Arm Research 2019

2019 was yet another year of incredible technology discovery for Arm Research. Inspiring advancements have been made across the research community, and Arm Research has contributed to this. Our teams have shared their research, writing a multitude of…

14 days ago by Rhiannon Burleigh
1

Community Forums

Answered DS-5 5.29.0 on Windows 10 1803 0 votes 8829 views 4 replies Latest 2 days ago by Doyle2324 Answer this
Answered UART Baud rate CMSIS Drivers 0 votes 1549 views 6 replies Latest 3 days ago by Robert McNamara Answer this
Answered DSTREAM networking ports 0 votes 464 views 3 replies Latest 4 days ago by Stephen Theobald Answer this
Answered Address memory of the next instruction in A9 MPCore
  • R15 (PC Program Counter)
 0 votes 1010 views 3 replies Latest 4 days ago by dVaquerizo Answer this
Answered How to flush write buffer when memory attribute is normal_nc
  • Cache coherency
 0 votes 909 views 4 replies Latest 5 days ago by bamvor_china Answer this
Answered DSTREAM network configuration from linux 0 votes 449 views 2 replies Latest 5 days ago by Joe Kulig Answer this
Answered DS-5 5.29.0 on Windows 10 1803 Latest 2 days ago by Doyle2324 4 replies 8829 views
Answered UART Baud rate CMSIS Drivers Latest 3 days ago by Robert McNamara 6 replies 1549 views
Answered DSTREAM networking ports Latest 4 days ago by Stephen Theobald 3 replies 464 views
Answered Address memory of the next instruction in A9 MPCore Latest 4 days ago by dVaquerizo 3 replies 1010 views
Answered How to flush write buffer when memory attribute is normal_nc Latest 5 days ago by bamvor_china 4 replies 909 views
Answered DSTREAM network configuration from linux Latest 5 days ago by Joe Kulig 2 replies 449 views