Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables you to confidently make architectural decisions, optimize performance or develop bare metal software.

Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in SystemC simulation environments as well as RTL simulators.

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A75, Cortex-A65, Cortex-A65AE, Cortex-A76AE, Cortex-A55, Cortex-A53, Cortex-A35, Cortex-A32
Cortex-R Series Cortex-R52, Cortex-R8, Cortex-R5
Cortex-M Series Cortex-M33, Cortex-M23, Cortex-M7, Cortex-M3, Cortex-M0+

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, CMN-600, CCI-550
Interrupt Controllers GIC-600, GIC-500
System Memory Management Units MMU-600
Memories BP-140, DMC-400

Free White Papers

Cortex A53 System Optimization »

Software Driven Power Analysis »

Modeling Techniques Maximize Value of Virtual Platforms »

More Resources

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Community Blogs

Blog post image
Customizing Cortex A5 DesignStart Software

Read about how you can customize DesignStart with Cortex-A5 and the Yocto project.

yesterday by Matt Spencer
Blog post image
Making licensing easier for system architecture – grab and go!

The Arm system architecture team has introduced a standardized licensing framework, to enable faster, simpler access to architecture specifications and documentation.

yesterday by Nathalie Morris
Blog post image
A Low-power Timer Enabling Timed Shutdown of Arm-based Microcontrollers for…

IoT sensor nodes place severe energy constraints on computing platforms. Duty-cycling helps to reduce the power of the sensor node to save energy, but requires an ultra-low-power timer for reliable timed shutdown and wake up. RC Oscillator (RCO) is…

yesterday by Philex Fan
Blog post image
Arm Research Summit 2020 | Global Technology Challenges

The Arm Research Summit fuels collaboration, research and innovation with delegates from a range of research, academic and industrial backgrounds. The Arm Research Summit 2020 will take place at Anglia Ruskin University, Cambridge, UK, 9-11…

5 days ago by Rhiannon Burleigh
Blog post image
SC19 Recap: Arm’s HPC Rocky Mountain Highlights

Read about the Arm HPC software ecosystem highlights at the Supercomputing conference (SC19).

6 days ago by Darren Cepulis
Blog post image
Sparse Architecture Search (SpArSe): Democratizing and Enabling TinyML on…

Microcontrollers (MCUs) are the ubiquitous computer of our time, being tiny, cheap, and low power. Often powered by using solar cell, they are in your watch, fridge, and your car will contain about thirty. On average, each household will subsume…

8 days ago by Igor Fedorov

Community Forums

Answered glInvalidateFramebuffer problem 0 votes 13176 views 14 replies Latest yesterday by Peter Harris Answer this
Answered DS5-debugger cannot connect to target
  • Arm Development Studio
  • DS-5 Debugger
  • Debugging
 0 votes 625 views 2 replies Latest yesterday by TakiEddine Answer this
Answered How to connect to an embedded linux target for remote debugging?
  • Arm Development Studio
  • Armv7-A
  • Debug and Analysis
 0 votes 969 views 1 replies Latest 2 days ago by TakiEddine Answer this
Answered Memory related issue with MCU startup ( __libc_init_array )
  • Toolchain
  • Cortex-M
  • stm32l4
 0 votes 6309 views 8 replies Latest 3 days ago by Jacob Beningo Answer this
Answered No Stellaris ICDI in Debugs Tab 0 votes 1866 views 10 replies Latest 4 days ago by Muhammed Genco Answer this
Answered how to integrate Ulinkplus in arm ds
  • Arm Development Studio
  • ULINK Family
 0 votes 2283 views 4 replies Latest 4 days ago by Ronan Synnott Answer this
Answered glInvalidateFramebuffer problem Latest yesterday by Peter Harris 14 replies 13176 views
Answered DS5-debugger cannot connect to target Latest yesterday by TakiEddine 2 replies 625 views
Answered How to connect to an embedded linux target for remote debugging? Latest 2 days ago by TakiEddine 1 replies 969 views
Answered Memory related issue with MCU startup ( __libc_init_array ) Latest 3 days ago by Jacob Beningo 8 replies 6309 views
Answered No Stellaris ICDI in Debugs Tab Latest 4 days ago by Muhammed Genco 10 replies 1866 views
Answered how to integrate Ulinkplus in arm ds Latest 4 days ago by Ronan Synnott 4 replies 2283 views