System Memory Management Units

The Arm System Memory Management Units

The System Memory Management Unit family

White paper: Enterprise Virtualization with Arm CoreLink SMMU and Arm CoreLink GIC

Download

Highlights

CoreLink MMU-600AE features

  • Meets automotive safety requirements for building high-performance ASIL B to ASIL D systems.
  • Software compatible with MMU-600 with Arm v8.2 compliant RAS reporting interface.
  • Efficient functional logic duplication, ECC and address protection for SRAM.
  • AMBA extensions for interface protection.
  • Fault management unit to simplify error reporting, testing and integration.

CoreLink MMU-600 features

  • Enhances CoreLink MMU-500 feature set by incorporating SMMUv3.1 specification to support Armv8.2 CPUs.
  • Expands the number of contexts supported to millions.
  • Implements AMBA-DTI to interface TBU and TCU to improve scalability.
  • Multi-level TLB and Walk Cache improves system address translation hit rates.
  • Improved write buffer depth and parallel translations.
Diagram on enterprise for CCN502 to 512.

CoreLink MMU-500 Features

  • Builds on top of MMU-400 features by implementing SMMUv2 architecture adding support for Armv8 CPUs.
  • Supports Stage 1, Stage 2, and Stage1 followed by Stage 2 address translation for up to 128 active device contexts.
  • Implements a distributed Translation Buffer Unit (TBU) micro-architecture with direct point-to-point connections between each TBU and the centralized Translation Control Unit (TCU) for Page Table Walks (PTWs).
  • Supports up to 128 entries per TLB which is further backed by TCU cache up to 2K entries.

CoreLink MMU-401 Features

  • Supports SMMUv1 architecture for Armv7 CPUs and Arm v8 for 64KB page sizes.
  • Performs stage2 translation only for hypervisor support.
  • Implements a single TBU micro-architecture with connection to a single TCU for page table walks.

MMU-500 Block Diagram

CoreLink MMU-500 Characteristics

The CoreLink MMU-500 supports the translation formats of Armv7 and Armv8 architectures and performs Stage 1, Stage 2, or Stage 1 followed by Stage 2 translations for all page sizes except 16KB page granule for Armv8. The MMU-500 is implemented as a distributed design with one or more TBUs communicating to a single centralized TCU that performs PTWs to memory. Each TBU can be located in its own clock and power domain making it easy to co-locate the TBU with the peripheral requiring translation. Each TBU communicates to the TCU over an point-to-point stream interface and with bus masters over ACE-Lite. The TCU has an AXI4 slave interface for configuration. 


Get support

Community blogs

Community Forums

Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) 0 votes 5142 views 5 replies Latest 7 hours ago by Andy Neil Answer this
Suggested answer application which takes audio input from uart and give text output 1 votes 3808 views 1 replies Latest 9 hours ago by verduy Answer this
Suggested answer JTAG/SWD and entering debug monitor
  • Debug Adapters
0 votes 4189 views 2 replies Latest yesterday by vaiyawa Answer this
Suggested answer how to covert Speech to text 1 votes 5781 views 2 replies Latest yesterday by vaiyawa Answer this
Not answered AHB Lite 0 votes 295 views 0 replies Started 3 days ago by Jenish Radadiya Answer this
Suggested answer Design considerations for implementing flash program download
  • CoreSight Architecture
  • SWD
  • Debug Access Port (DAP)
0 votes 5888 views 3 replies Latest 4 days ago by Mohamed Nasser Answer this
Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest 7 hours ago by Andy Neil 5 replies 5142 views
Suggested answer application which takes audio input from uart and give text output Latest 9 hours ago by verduy 1 replies 3808 views
Suggested answer JTAG/SWD and entering debug monitor Latest yesterday by vaiyawa 2 replies 4189 views
Suggested answer how to covert Speech to text Latest yesterday by vaiyawa 2 replies 5781 views
Not answered AHB Lite Started 3 days ago by Jenish Radadiya 0 replies 295 views
Suggested answer Design considerations for implementing flash program download Latest 4 days ago by Mohamed Nasser 3 replies 5888 views