CoreLink PCK-600

Arm CoreLink PCK-600 Power Control Kit

CoreLink PCK-600 Chip.

Getting Started

The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

Key benefits include:

  • Implements Arm recommended Power Control System Architecture (PCSA).
  • Power management orchestration through standard software interface.
  • Configurable IP scalable for all types of applications.

  • TRM
  • CoreLink PCK-600 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Specifications

The CoreLink PCK-600 is a collection of standardized and pre-verified Arm IP which is implemented to the Arm Low Power System Architecture specification. CoreLink PCK-600 is developed based on the P and Q-channel Low Power Interface (LPI) standard. Low Power Interface has seen wide adoption amongst Arm partners, who have also implemented LPI for their own IP which works with Arm IP.

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Component

Highlights

Power Policy Unit (PPU)

  • Highly configurable power domain controller.
  • Supports directed and autonomous control.
  • Software, component and power switch control interfaces.

Clock Controller

  • Controller for High-level Clock Gating (HCG).
  • Manages HCG for a single clock domain.
  • HCG supported by many Arm IP products.

Q-Channel distributor

  • 1:N fan-out from a controller to components.
  • Can be configured for expansion and sequencing.

P-Channel distributor

  • 1:N fan-out from controller to components.
  • Can be configured for expansion and sequencing.
  • Configurable remapping of power modes.

Q-Channel combiner

  • N:1 fan-in from controllers to a component.
  • For control of power/voltage domain bridges.
  • Bridge must ‘close’ before any side is powered-off.
  • Bridge cannot ‘open’ until both sides are powered-on.

P-to-Q convertor

  • 1:1 protocol conversion.
  • For integrating Q-Channel components into power domains with P-Channel PPU.

CoreLink PCK-600 key features

 Eases implementation of multiple power and clock domains:

  • Low power infrastructure design within the project schedule.
  • Accelerate time-to-market with pre-verified IP.

Component configurability supports the Arm IP power and clock control feature roadmap:

  • Supports latest Arm CPU power and operation modes.
  • Designed with Arm DynamIQ technology in mind.

Aligned to PCSA guidelines:

  • Enables third-party and legacy IP.
  • Standard software interface and control.

Get Support

Community Forums

Suggested answer Making ONVIF conformant surveillance camera with STM32H743.
  • stm32 h7
0 votes 72 views 1 replies Latest 5 hours ago by ibrahim1236 Answer this
Suggested answer Which ARM board will be most suitable?
  • Video Processor Embedded Algorithms
  • Video Processor
0 votes 1650 views 3 replies Latest 18 hours ago by Dharmalingam.K Answer this
Suggested answer In AXI Why there is a read response in each data transfer? 0 votes 5378 views 4 replies Latest yesterday by Jenniferl Answer this
Answered IP Camera interface via STM32
  • Cortex-M
  • STM32F
  • Cortex-M4
1 votes 36221 views 8 replies Latest yesterday by Akash Kasturi Answer this
Not answered LPC2138 Program Execution Issue 0 votes 98 views 0 replies Started yesterday by kishor potdar Answer this
Suggested answer Hard fault handler problem - Cortex-M0+
  • R13 (SP Stack Pointer)
  • 3 (HardFault)
0 votes 439 views 1 replies Latest 6 days ago by Clonimus74 Answer this
Suggested answer Making ONVIF conformant surveillance camera with STM32H743. Latest 5 hours ago by ibrahim1236 1 replies 72 views
Suggested answer Which ARM board will be most suitable? Latest 18 hours ago by Dharmalingam.K 3 replies 1650 views
Suggested answer In AXI Why there is a read response in each data transfer? Latest yesterday by Jenniferl 4 replies 5378 views
Answered IP Camera interface via STM32 Latest yesterday by Akash Kasturi 8 replies 36221 views
Not answered LPC2138 Program Execution Issue Started yesterday by kishor potdar 0 replies 98 views
Suggested answer Hard fault handler problem - Cortex-M0+ Latest 6 days ago by Clonimus74 1 replies 439 views