Overview

The Arm CoreLink System Controllers

Arm CoreLink System Controllers orchestrate critical AMBA system tasks such as hardware virtualization support, interrupt management, L3 cache operation, DMA, TrustZone security and peripheral operation. Designed for optimal compatibility with Arm processors and Multimedia IP, they are the natural complements to the System IP Interconnect and Memory Controller product lines. 

Use Cases

System Controllers are used for many functions within an SoC, including:

Virtualization

Virtualization is the ability of a system to support multiple virtual machines each running its own guest operating system with its own private access to memory and IO peripherals without any interference whatsoever from the others. Arm's SMMU enables hardware virtualization by performing stage1 and/or stage2 address translation for IO devices, thereby providing them with the same view of memory as the CPU/GPU. 


Memory Mapping

Another interesting use case of SMMU is to perform memory mapping to enable a programmable view of memory for IO peripherals. As an example, SMMU supports scatter-gather operations whereby an IO peripheral can access disjoint locations of physical memory as a single contiguous block of virtual memory due to the SMMU translation. This results in improved utilization of memory while ensuring that the IO peripheral performance is not affected. 


Cache Control

CPU to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 Cache Controllers improve CPU performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced CPU demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 Cache Controllers also contribute significantly to power efficiency as on-chip accesses are typically an order of magnitude lower in power versus going off-chip. Typically these are embedded inside the CPU or delivered as standalone components optimized to match the processor requirements and integrate easily into the AMBA interconnect.


Interrupt Management & Translation

Arm GICs perform the key function of interrupt management and translation. Management functions include detection, masking, prioritization and routing of interrupts to the appropriate cores. Interrupt Translation Service (ITS) modules in the GIC perform the task of device isolation and ID translation for incoming message-based interrupts, thereby enabling virtual machines to program peripherals directly.


Security

Arm's TrustZone security platform enables hardware-based secure access to regions of both off-chip memory and on-chip SRAM. The memory space is divided into a configurable number of regions each with its own access permissions. This setup ensures that malicious software cannot compromise system operation by latching onto data or code it shouldn't have access to. 


Direct Access to Memory

Arm's CoreLink DMA controllers perform critical functions of moving streams of data between a peripheral and memory without overloading the CPU. Software programs typically write the data transfer instructions to memory and trigger the DMA engine which then takes over and performs the data move without incurring any additional overhead on the CPU.

 

Get support

Community Blogs

Community Forums

Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) 0 votes 5211 views 5 replies Latest yesterday by Andy Neil Answer this
Suggested answer application which takes audio input from uart and give text output 1 votes 3863 views 1 replies Latest 2 days ago by verduy Answer this
Suggested answer JTAG/SWD and entering debug monitor
  • Debug Adapters
0 votes 4227 views 2 replies Latest 3 days ago by vaiyawa Answer this
Suggested answer how to covert Speech to text 1 votes 5827 views 2 replies Latest 3 days ago by vaiyawa Answer this
Not answered AHB Lite 0 votes 314 views 0 replies Started 5 days ago by Jenish Radadiya Answer this
Suggested answer Design considerations for implementing flash program download
  • CoreSight Architecture
  • SWD
  • Debug Access Port (DAP)
0 votes 5931 views 3 replies Latest 5 days ago by Mohamed Nasser Answer this
Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest yesterday by Andy Neil 5 replies 5211 views
Suggested answer application which takes audio input from uart and give text output Latest 2 days ago by verduy 1 replies 3863 views
Suggested answer JTAG/SWD and entering debug monitor Latest 3 days ago by vaiyawa 2 replies 4227 views
Suggested answer how to covert Speech to text Latest 3 days ago by vaiyawa 2 replies 5827 views
Not answered AHB Lite Started 5 days ago by Jenish Radadiya 0 replies 314 views
Suggested answer Design considerations for implementing flash program download Latest 5 days ago by Mohamed Nasser 3 replies 5931 views