Overview

The Arm CoreLink System Controllers

Arm CoreLink System Controllers orchestrate critical AMBA system tasks such as hardware virtualization support, interrupt management, L3 cache operation, DMA, TrustZone security and peripheral operation. Designed for optimal compatibility with Arm processors and Multimedia IP, they are the natural complements to the System IP Interconnect and Memory Controller product lines. 

Use Cases

System Controllers are used for many functions within an SoC, including:

Virtualization

Virtualization is the ability of a system to support multiple virtual machines each running its own guest operating system with its own private access to memory and IO peripherals without any interference whatsoever from the others. Arm's SMMU enables hardware virtualization by performing stage1 and/or stage2 address translation for IO devices, thereby providing them with the same view of memory as the CPU/GPU. 


Memory Mapping

Another interesting use case of SMMU is to perform memory mapping to enable a programmable view of memory for IO peripherals. As an example, SMMU supports scatter-gather operations whereby an IO peripheral can access disjoint locations of physical memory as a single contiguous block of virtual memory due to the SMMU translation. This results in improved utilization of memory while ensuring that the IO peripheral performance is not affected. 


Cache Control

CPU to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 Cache Controllers improve CPU performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced CPU demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 Cache Controllers also contribute significantly to power efficiency as on-chip accesses are typically an order of magnitude lower in power versus going off-chip. Typically these are embedded inside the CPU or delivered as standalone components optimized to match the processor requirements and integrate easily into the AMBA interconnect.


Interrupt Management & Translation

Arm GICs perform the key function of interrupt management and translation. Management functions include detection, masking, prioritization and routing of interrupts to the appropriate cores. Interrupt Translation Service (ITS) modules in the GIC perform the task of device isolation and ID translation for incoming message-based interrupts, thereby enabling virtual machines to program peripherals directly.


Security

Arm's TrustZone security platform enables hardware-based secure access to regions of both off-chip memory and on-chip SRAM. The memory space is divided into a configurable number of regions each with its own access permissions. This setup ensures that malicious software cannot compromise system operation by latching onto data or code it shouldn't have access to. 


Direct Access to Memory

Arm's CoreLink DMA controllers perform critical functions of moving streams of data between a peripheral and memory without overloading the CPU. Software programs typically write the data transfer instructions to memory and trigger the DMA engine which then takes over and performs the data move without incurring any additional overhead on the CPU.

 

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Suggested answer AXI4 master requirements for unaligned transactions (address v/s WSTRB) 0 votes 93 views 1 replies Latest 11 hours ago by guimers8 Answer this
Not answered TFT/LCD graphic contoller 0 votes 102 views 0 replies Started 15 hours ago by levetop Answer this
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi
  • CoreSight Trace Funnel
  • replicator
  • TPIU
  • AMBA 3 ATB Interface
  • CoreSight System Trace Macrocell (STM)
0 votes 46 views 0 replies Started yesterday by LWT Answer this
Not answered I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ?
  • AXI4
0 votes 63 views 0 replies Started 2 days ago by pure Answer this
Not answered AMBA 5 CHI Coherance protocol details 0 votes 136 views 0 replies Started 5 days ago by JO16 Answer this
Answered Atomic access LDR/STR vs LDREX/STREX
  • AHB-Lite
  • DesignStart
0 votes 659 views 2 replies Latest 6 days ago by EBB Answer this
Suggested answer AXI4 master requirements for unaligned transactions (address v/s WSTRB) Latest 11 hours ago by guimers8 1 replies 93 views
Not answered TFT/LCD graphic contoller Started 15 hours ago by levetop 0 replies 102 views
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi Started yesterday by LWT 0 replies 46 views
Not answered I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ? Started 2 days ago by pure 0 replies 63 views
Not answered AMBA 5 CHI Coherance protocol details Started 5 days ago by JO16 0 replies 136 views
Answered Atomic access LDR/STR vs LDREX/STREX Latest 6 days ago by EBB 2 replies 659 views