The CoreLink DMC-520 Dynamic Memory Controller provides highest bandwidth with low latency access to DDR4 and DDR3 memory in server, networking and high-performance computing applications. The DMC-520 provides for full DIMM support along with RAS (Reliability, Availability, and Serviceability) and advanced error correction features that are necessary for these infrastructure applications.
- Delivers best performance with ECC and RAS for data transfers from SoC to high-density memory.
- Best combination of features, power, cost and performance.
- Fast, single-port CHI.A interface for transferring data to DDR4 and DDR3 DRAM memories.
|System data width||128 bit|
|Memory interfaces||Single DFI 3.1 memory interface with configurable 1:1, 1:2, or 1:4 DFI frequency ratio|
|Memory types||DDR3, DDR3(L),and DDR4|
|Memory width||x40/x72 bit DRAM (includes 8 bits of ECC)|
|ECC||SECDED or enhanced symbol-based ECC|
|QoS||QoS based scheduling algorithm, non-blocking paths to DRAM through CCN|
|Low power||All DRAM power modes are supported and hierarchical clock gating throughout the DMC|
CoreLink DMC-520 key features
System Optimized DMC with support for single 128-bit wide AMBA 5 CHI system interface
- Integrated TrustZone address space control functionality in system interface to provide secure memory access.
Support for advanced ECC, RAS,and DIMM capabilities
- Includes both standard SECDED ECC and advanced symbol-based ECC for correcting failure of X4 chip.
- DDR3, DDR3L, and DDR4 memories (up to DDR4-3200 speeds) with UDIMM, RDIMM, LRDIMM, and 3DS support.
- QoS improvements over previous generation reducing average and maximum CPU latency.
- End-to-end QoS optimized with CCN interconnect and Arm v8.x CPUs.
Industry-standard DFI 3.1 Interface
- Proven interoperability with third-party DFI 3.1 compatible DDR PHYs.
CoreLink DMC-520 Characteristics
CoreLink DMC-520 supports DDR4 which is the most advanced infrastructure-class memory technology available today. DDR4 provides the highest bandwidth (up to 25GB/s per channel for DDR4-3200 Mbps) which supporting reliability and low
CoreLink DMC-520 Technical Reference Manual
For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.DMC-520 TRM
AMBA 5 CHI Specification
CoreLink DMC-520 is built on AMBA CHI specification, which is Arm's advanced coherent interconnect for high data transfer bandwidths at GHz and above frequencies.AMBA specs
Get support with Arm training courses and design reviews. You can also open a support case or manage existing cases.Arm training courses Arm Design Reviews Open a support case
|Suggested answer||After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here?||0 votes||216 views||1 replies||Latest yesterday by fixxxer||Answer this|
|Suggested answer||Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator?||0 votes||928 views||1 replies||Latest yesterday by fixxxer||Answer this|
|Suggested answer||L1 cache BW||0 votes||460 views||2 replies||Latest yesterday by fixxxer||Answer this|
|Suggested answer||Making ONVIF conformant surveillance camera with STM32H743.||0 votes||830 views||5 replies||Latest 3 days ago by ibrahim1236||Answer this|
|Suggested answer||Which ARM board will be most suitable?||0 votes||1693 views||3 replies||Latest 4 days ago by Dharmalingam.K||Answer this|
|Suggested answer||In AXI Why there is a read response in each data transfer?||0 votes||5433 views||4 replies||Latest 4 days ago by Jenniferl||Answer this|
|Suggested answer||After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here? Latest yesterday by fixxxer||1 replies 216 views|
|Suggested answer||Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator? Latest yesterday by fixxxer||1 replies 928 views|
|Suggested answer||L1 cache BW Latest yesterday by fixxxer||2 replies 460 views|
|Suggested answer||Making ONVIF conformant surveillance camera with STM32H743. Latest 3 days ago by ibrahim1236||5 replies 830 views|
|Suggested answer||Which ARM board will be most suitable? Latest 4 days ago by Dharmalingam.K||3 replies 1693 views|
|Suggested answer||In AXI Why there is a read response in each data transfer? Latest 4 days ago by Jenniferl||4 replies 5433 views|