CoreLink DMC-500

The Arm CoreLink DMC-500 Dynamic Memory Controller

Getting Started

The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.

  • Delivering best performance per watt for data transfers from SoC to memory.
  • Best combination of features, power, cost, and performance.
  • Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.
Premium Mobile Cortex A-72 System Diagram.

Specifications

 Features Details
 AMBA interface  AXI4
 System interface
Memory channels 1
 LPDDR4/3  Yes
Maximum DDR speeds  LPDDR3-2133, LPDDR4-4267
 Memory width  x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4
Chip Selects (per channel)  2
 QoS  QoS based scheduling algorithm, non-blocking paths to DRAM through CCI
 Low power  All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-500 Block Diagram.

CoreLink DMC-500 key features

System Optimized DMC with support for two AXI4 128-bit wide system interfaces

  • One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
  • One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.

Single 128-bit wide DFI 4.0 memory interface

  • Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
  • Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
  • Integration-verified with industry-standard DFI-compatible DDR PHYs.

Integrated TrustZone Controller

  • Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.

CoreLink DMC-500 Characteristics

CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.

  • TRM
  • CoreLink DMC-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs

Resources

Get support

Community Blogs

Community Forums

Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) 0 votes 5211 views 5 replies Latest yesterday by Andy Neil Answer this
Suggested answer application which takes audio input from uart and give text output 1 votes 3863 views 1 replies Latest 2 days ago by verduy Answer this
Suggested answer JTAG/SWD and entering debug monitor
  • Debug Adapters
0 votes 4227 views 2 replies Latest 3 days ago by vaiyawa Answer this
Suggested answer how to covert Speech to text 1 votes 5827 views 2 replies Latest 3 days ago by vaiyawa Answer this
Not answered AHB Lite 0 votes 314 views 0 replies Started 5 days ago by Jenish Radadiya Answer this
Suggested answer Design considerations for implementing flash program download
  • CoreSight Architecture
  • SWD
  • Debug Access Port (DAP)
0 votes 5931 views 3 replies Latest 5 days ago by Mohamed Nasser Answer this
Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest yesterday by Andy Neil 5 replies 5211 views
Suggested answer application which takes audio input from uart and give text output Latest 2 days ago by verduy 1 replies 3863 views
Suggested answer JTAG/SWD and entering debug monitor Latest 3 days ago by vaiyawa 2 replies 4227 views
Suggested answer how to covert Speech to text Latest 3 days ago by vaiyawa 2 replies 5827 views
Not answered AHB Lite Started 5 days ago by Jenish Radadiya 0 replies 314 views
Suggested answer Design considerations for implementing flash program download Latest 5 days ago by Mohamed Nasser 3 replies 5931 views