The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC.
- Improve low-level signal observability and controllability in post-silicon debug.
- Shorten debug cycle by speeding up error root-cause analysis.
- Improve system efficiency with run-time signal monitoring and control.
CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.
Start designing now
Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.
CoreSight ELA-500 and ELA-600 Comparison
CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.
|Embedded RAM config|| ✔
|Data compression|| ✔
|Simultaneous trace of 2 SIGNALGRPs on same clock cycle||✔|
|Trigger state counters tracing||✔|
|32-bit segmented trigger state comparators||✔|
Technical Reference Manual
For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.Read here
Useful documents and blogs for designing Arm-based SoCs:
Get support with Arm training courses and design reviews. You can also open a support case or manage existing cases.Arm training courses Arm Design Reviews Open a support case
|Suggested answer||I2C problem on Cypress PSoC3 (with EEPROM and FRAM too)||0 votes||5143 views||5 replies||Latest 8 hours ago by Andy Neil||Answer this|
|Suggested answer||application which takes audio input from uart and give text output||1 votes||3810 views||1 replies||Latest 10 hours ago by verduy||Answer this|
|Suggested answer||JTAG/SWD and entering debug monitor||0 votes||4190 views||2 replies||Latest yesterday by vaiyawa||Answer this|
|Suggested answer||how to covert Speech to text||1 votes||5784 views||2 replies||Latest yesterday by vaiyawa||Answer this|
|Not answered||AHB Lite||0 votes||295 views||0 replies||Started 3 days ago by Jenish Radadiya||Answer this|
|Suggested answer||Design considerations for implementing flash program download||0 votes||5889 views||3 replies||Latest 4 days ago by Mohamed Nasser||Answer this|
|Suggested answer||I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest 8 hours ago by Andy Neil||5 replies 5143 views|
|Suggested answer||application which takes audio input from uart and give text output Latest 10 hours ago by verduy||1 replies 3810 views|
|Suggested answer||JTAG/SWD and entering debug monitor Latest yesterday by vaiyawa||2 replies 4190 views|
|Suggested answer||how to covert Speech to text Latest yesterday by vaiyawa||2 replies 5784 views|
|Not answered||AHB Lite Started 3 days ago by Jenish Radadiya||0 replies 295 views|
|Suggested answer||Design considerations for implementing flash program download Latest 4 days ago by Mohamed Nasser||3 replies 5889 views|