Getting Started

Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs. Debugging features are used to observe or modify the state of parts of the design, while trace features allow for continuous collection of system information for later off-line analysis. With CoreSight, both are used together at all stages in the design flow.

  • CoreSight Soc-600 Chip.
  • CoreSight Components

    • CoreSight SoC-600 
    • CoreSight SoC-600M
    • CoreSight SoC-400
    • System Trace Macrocell
    • Trace Memory Controller
    • CoreSight ELA-500
    • CoreSight ELA-600
    • CoreSight SDC-600
    Find out more
  • A bug (representing debugging).
  • CoreSight Architecture

    • Serial Wire Debug
    • Arm Debug Interface (ADI) Architecture
    • Architecture Specifications
    • High Speed Serial Trace Port

    Find out more

Tools Support

CoreSight debug and trace is fully supported by Arm Development Studio for the bring-up and optimization of SoCs. It is also supported by a wide array of software and hardware debug tools companies, across all markets and regions. Some examples are: 

  • Debug of symmetric multi-processing and asymmetric multicore systems with Arm Development Studio.
  • Powerful interactive debugging with real-time visibility with Green Hills' TimeMachine.
  • Performance optimization using actual best/worst/average execution times at the instruction, block, function and task levels with Streamline.

Highlights 

CoreSight IP provides all the components needed to generate a debug and trace solution that also includes cross trigger and time-stamping distribution capabilities, as well as embedded logic analysis and system trace.

CoreSight SoC components

The CoreSight SoC components provide all the infrastructure required at the SoC level for building a complete debug and trace infrastructure for single and multi-processing units, such as Cortex processors. Arm offers a public CoreSight architecture specification describing standard interfaces and programmer views; this enables developers to integrate their debug and trace solution within the Arm CoreSight solution.

The CoreSight technology offers an exhaustive range of trace macrocells including:

  • CoreSight Embedded Trace Macrocells (ETM)
  • Program Trace Macrocells (PTM)
  • System Trace Macrocell (STM)
  • Trace Memory Controller (TMC)

Customer Successes

Samsung

"Arm CoreSight debug and trace technology was instrumental to the successful bring-up of the Exynos 7870. When designers are working on optimizations to eke out the maximum performance, there is peace of mind in knowing that CoreSight gives the best real-time trace delivering visibility onto the chip fast in order to fine tune the performance" Samsung Exynos 7870

Xilinx

"In addition, Arm CoreSight debug and trace technology was implemented in the chip’s development to provide on-chip visibility that enables fast diagnosis of bugs and performance analysis. Amongst other things, CoreSight ensures it meets the high quality standards required by ISO 26262." Xilinx Zynq-7000


Resources

Get support

Community Forums

Suggested answer In APB, for data bus width, can I increase from 32 bits(default) to 64 bits(as per my project requirements)?
  • APB
  • AMBA 2 APB Interface
0 votes 406 views 1 replies Latest 16 hours ago by Colin Campbell Answer this
Suggested answer what is "transfer" signal mentioned in the APB state diagram? Can I use "PSELx" signal to determine transfer is going to happen?
  • APB
  • AMBA 2 APB Interface
0 votes 368 views 1 replies Latest 17 hours ago by Colin Campbell Answer this
Suggested answer USB pass through in QEMU command line for ARM machines 0 votes 823 views 2 replies Latest yesterday by Srinuvasan Answer this
Not answered signedness using tilde 0 votes 128 views 0 replies Started yesterday by Fausto Answer this
Suggested answer urgent help 0 votes 1380 views 7 replies Latest 5 days ago by Andy Neil Answer this
Not answered Build issue on UEFI ARM in Windows 10 console
  • UEFI
0 votes 580 views 0 replies Started 5 days ago by Josh0027 Answer this
Suggested answer In APB, for data bus width, can I increase from 32 bits(default) to 64 bits(as per my project requirements)? Latest 16 hours ago by Colin Campbell 1 replies 406 views
Suggested answer what is "transfer" signal mentioned in the APB state diagram? Can I use "PSELx" signal to determine transfer is going to happen? Latest 17 hours ago by Colin Campbell 1 replies 368 views
Suggested answer USB pass through in QEMU command line for ARM machines Latest yesterday by Srinuvasan 2 replies 823 views
Not answered signedness using tilde Started yesterday by Fausto 0 replies 128 views
Suggested answer urgent help Latest 5 days ago by Andy Neil 7 replies 1380 views
Not answered Build issue on UEFI ARM in Windows 10 console Started 5 days ago by Josh0027 0 replies 580 views