Getting Started

Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs. Debugging features are used to observe or modify the state of parts of the design, while trace features allow for continuous collection of system information for later off-line analysis. With CoreSight, both are used together at all stages in the design flow.

  • CoreSight Soc-600 Chip.

  • CoreSight Components

    • CoreSight SoC-600 
    • CoreSight SoC-400
    • System Trace Macrocell
    • Trace Memory Controller
    • CoreSight ELA-500
    • CoreSight ELA-600
    • CoreSight SDC-600
    Find out more
  • A bug (representing debugging).

  • CoreSight Architecture

    • Serial Wire Debug
    • Arm Debug Interface (ADI) Architecture
    • Architecture Specifications
    • High Speed Serial Trace Port

    Find out more

Tools Support

CoreSight debug and trace is fully supported by Arm Development Studio for the bring-up and optimization of SoCs. It is also supported by a wide array of software and hardware debug tools companies, across all markets and regions. Some examples are: 

  • Debug of symmetric multi-processing and asymmetric multicore systems with Arm Development Studio.
  • Powerful interactive debugging with real-time visibility with Green Hills' TimeMachine.
  • Performance optimization using actual best/worst/average execution times at the instruction, block, function and task levels with Streamline.

Highlights 

CoreSight IP provides all the components needed to generate a debug and trace solution that also includes cross trigger and time-stamping distribution capabilities, as well as embedded logic analysis and system trace.

CoreSight SoC components

The CoreSight SoC components provide all the infrastructure required at the SoC level for building a complete debug and trace infrastructure for single and multi-processing units, such as Cortex processors. Arm offers a public CoreSight architecture specification describing standard interfaces and programmer views; this enables developers to integrate their debug and trace solution within the Arm CoreSight solution.

The CoreSight technology offers an exhaustive range of trace macrocells including:

  • CoreSight Embedded Trace Macrocells (ETM)
  • Program Trace Macrocells (PTM)
  • System Trace Macrocell (STM)
  • Trace Memory Controller (TMC)

Customer Successes

Samsung

"Arm CoreSight debug and trace technology was instrumental to the successful bring-up of the Exynos 7870. When designers are working on optimizations to eke out the maximum performance, there is peace of mind in knowing that CoreSight gives the best real-time trace delivering visibility onto the chip fast in order to fine tune the performance" Samsung Exynos 7870

Xilinx

"In addition, Arm CoreSight debug and trace technology was implemented in the chip’s development to provide on-chip visibility that enables fast diagnosis of bugs and performance analysis. Amongst other things, CoreSight ensures it meets the high quality standards required by ISO 26262." Xilinx Zynq-7000

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Blog post image
Functional Safety on Arm – Beyond Automotive

Arm has moved a long way from the days where our only ‘safety’ requirement was to provide ECC or parity protections on CPU RAMs and we are now able to offer a number of System IP, GPUs, ISPs and NPUs as Safety Ready products. With Arm’s extensive…

1 months ago by Antonio Priore
Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

2 months ago by Jason Andrews
1
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

4 months ago by Andy Moore
Blog post image
Unlocking Cortex-A53's Safety Potential

Arm will be introducing a Software Test Library (STL) on the Cortex-A53 processor. This is the first applications processor to have self-test Library software provided by Arm.

5 months ago by James Scobie
Blog post image
AMBA ATP: Gaining momentum with workload modeling

This blog presents examples of AMBA ATP adoption and the benefits that Arm and its ecosystem partners deliver.

5 months ago by Francisco Socal
Blog post image
Introducing Arm’s Functional Safety Partnership Program

Arm is proud to announce the launch of its Functional Safety Partnership Program which brings together partners in Arm’s broad ecosystem who specialize in the area of functional safety.

5 months ago by Antonio Priore

Community Forums

Not answered STM32F769i-Discovery IP Camera Interface 0 votes 69 views 0 replies Started 19 hours ago by Kiran bhat Answer this
Suggested answer Store operations where the cache line is already cached (ACE protocol)
  • AMBA
  • AMBA 4
  • AXI
  • Interface
 2 votes 6178 views 9 replies Latest 21 hours ago by het Answer this
Not answered Best most recent text on ARM arch 0 votes 123 views 0 replies Started 3 days ago by d.ry Answer this
Not answered Readunique and cleanunique transactions in ACE protocol
  • AMBA
  • AMBA 4
  • AXI4
 0 votes 163 views 0 replies Started 4 days ago by het Answer this
Suggested answer Raspberry pi 3 and .net 5 coreclr 1 votes 2068 views 2 replies Latest 4 days ago by delinaty Answer this
Not answered Embedded Multi-core inter communication 0 votes 164 views 0 replies Started 6 days ago by Benny Answer this
Not answered STM32F769i-Discovery IP Camera Interface Started 19 hours ago by Kiran bhat 0 replies 69 views
Suggested answer Store operations where the cache line is already cached (ACE protocol) Latest 21 hours ago by het 9 replies 6178 views
Not answered Best most recent text on ARM arch Started 3 days ago by d.ry 0 replies 123 views
Not answered Readunique and cleanunique transactions in ACE protocol Started 4 days ago by het 0 replies 163 views
Suggested answer Raspberry pi 3 and .net 5 coreclr Latest 4 days ago by delinaty 2 replies 2068 views
Not answered Embedded Multi-core inter communication Started 6 days ago by Benny 0 replies 164 views