Getting Started

Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs. Debugging features are used to observe or modify the state of parts of the design, while trace features allow for continuous collection of system information for later off-line analysis. With CoreSight, both are used together at all stages in the design flow.

  • CoreSight Soc-600 Chip.
  • CoreSight Components

    • CoreSight SoC-600 
    • CoreSight SoC-600M
    • CoreSight SoC-400
    • System Trace Macrocell
    • Trace Memory Controller
    • CoreSight ELA-500
    • CoreSight ELA-600
    • CoreSight SDC-600
    Find out more
  • A bug (representing debugging).
  • CoreSight Architecture

    • Serial Wire Debug
    • Arm Debug Interface (ADI) Architecture
    • Architecture Specifications
    • High Speed Serial Trace Port

    Find out more

Tools Support

CoreSight debug and trace is fully supported by Arm Development Studio for the bring-up and optimization of SoCs. It is also supported by a wide array of software and hardware debug tools companies, across all markets and regions. Some examples are: 

  • Debug of symmetric multi-processing and asymmetric multicore systems with Arm Development Studio.
  • Powerful interactive debugging with real-time visibility with Green Hills' TimeMachine.
  • Performance optimization using actual best/worst/average execution times at the instruction, block, function and task levels with Streamline.

Highlights 

CoreSight IP provides all the components needed to generate a debug and trace solution that also includes cross trigger and time-stamping distribution capabilities, as well as embedded logic analysis and system trace.

CoreSight SoC components

The CoreSight SoC components provide all the infrastructure required at the SoC level for building a complete debug and trace infrastructure for single and multi-processing units, such as Cortex processors. Arm offers a public CoreSight architecture specification describing standard interfaces and programmer views; this enables developers to integrate their debug and trace solution within the Arm CoreSight solution.

The CoreSight technology offers an exhaustive range of trace macrocells including:

  • CoreSight Embedded Trace Macrocells (ETM)
  • Program Trace Macrocells (PTM)
  • System Trace Macrocell (STM)
  • Trace Memory Controller (TMC)

Customer Successes

Samsung

"Arm CoreSight debug and trace technology was instrumental to the successful bring-up of the Exynos 7870. When designers are working on optimizations to eke out the maximum performance, there is peace of mind in knowing that CoreSight gives the best real-time trace delivering visibility onto the chip fast in order to fine tune the performance" Samsung Exynos 7870

Xilinx

"In addition, Arm CoreSight debug and trace technology was implemented in the chip’s development to provide on-chip visibility that enables fast diagnosis of bugs and performance analysis. Amongst other things, CoreSight ensures it meets the high quality standards required by ISO 26262." Xilinx Zynq-7000


Resources

Get support

Community Blogs

Community Forums

Suggested answer How feasible and what is the API for packet filtering at harware level (using Trust zone)? 0 votes 559 views 1 replies Latest 2 days ago by Oliver Beirne Answer this
Not answered What purpose does SINGLE BURST feature in AHB serve? 0 votes 141 views 0 replies Started 2 days ago by SophiaTrang Answer this
Suggested answer Trustzone impact on battery ?
  • Energy Management
  • TrustZone
0 votes 160 views 1 replies Latest 3 days ago by Andy Neil Answer this
Not answered what is different that change start address and use WSTRB signal for transfer 0 votes 151 views 0 replies Started 3 days ago by ajskdlf Answer this
Suggested answer Any possibilities to automate the image flash into the target other than UMS
  • Deployment automation
0 votes 215 views 2 replies Latest 4 days ago by Srinuvasan Answer this
Suggested answer What is peripheral and why use low-power in AXI 0 votes 197 views 1 replies Latest 4 days ago by Colin Campbell Answer this
Suggested answer How feasible and what is the API for packet filtering at harware level (using Trust zone)? Latest 2 days ago by Oliver Beirne 1 replies 559 views
Not answered What purpose does SINGLE BURST feature in AHB serve? Started 2 days ago by SophiaTrang 0 replies 141 views
Suggested answer Trustzone impact on battery ? Latest 3 days ago by Andy Neil 1 replies 160 views
Not answered what is different that change start address and use WSTRB signal for transfer Started 3 days ago by ajskdlf 0 replies 151 views
Suggested answer Any possibilities to automate the image flash into the target other than UMS Latest 4 days ago by Srinuvasan 2 replies 215 views
Suggested answer What is peripheral and why use low-power in AXI Latest 4 days ago by Colin Campbell 1 replies 197 views