CoreLink CCI-400

The Arm CoreLink CCI-400 Cache Coherent Interconnect

Premium Mobile CCI400 System Diagram.

Getting Started

The Arm CoreLink CCI-400 Cache Coherent Interconnect provides full cache coherency between two clusters of multi-core CPUs. It enables big.LITTLE processing and I/O coherency for devices such as the Mali-T600 series GPU, and I/O masters like modem and USB. First released in 2011, CoreLink CCI-400 has been widely licensed and is today shipping in many millions of production devices.


CoreLink CPE-425 Coherent PCIe Extension for CCI-400 Diagram

CoreLink CPE-425 Coherent PCIe Extension for CCI-400

The Arm CPE-425 Coherent PCIe Extension for Corelink CCI-400 is a companion product available through Flexible Access. A small overview of the extension:

  • A companion product for Corelink CCI-400
  • Enables IO Coherent PCIe for Corelink CCI-400
  • Allows CPU write backs to flow, removing known deadlocks and terminating barriers

Specifications

 Features Details
 AMBA Specifications
AMBA 4 ACE and ACE-Lite
 ACE Slave interfaces 2 for fully coherent processors including Arm Cortex
 ACE-Lite slave interfaces 1-3 for IO coherent devices such as Mali processors, accelerators and IO
 Memory and System master interfaces

1-2 memory interfaces
1 system interface

 Coherency
Broadcast snoop protocol
 Memory map 40 bit Physical, configurable address map
44 bit DVM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.


  • TRM
  • CoreLink CCI-400 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    CCI-400 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink CCI-400 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs
  • A program that is running on a desktop.
  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.


    Learn more

Get support

Community Forums

Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) 0 votes 5133 views 5 replies Latest 6 hours ago by Andy Neil Answer this
Suggested answer application which takes audio input from uart and give text output 1 votes 3802 views 1 replies Latest 8 hours ago by verduy Answer this
Suggested answer JTAG/SWD and entering debug monitor
  • Debug Adapters
0 votes 4184 views 2 replies Latest yesterday by vaiyawa Answer this
Suggested answer how to covert Speech to text 1 votes 5778 views 2 replies Latest yesterday by vaiyawa Answer this
Not answered AHB Lite 0 votes 294 views 0 replies Started 3 days ago by Jenish Radadiya Answer this
Suggested answer Design considerations for implementing flash program download
  • CoreSight Architecture
  • SWD
  • Debug Access Port (DAP)
0 votes 5885 views 3 replies Latest 4 days ago by Mohamed Nasser Answer this
Suggested answer I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest 6 hours ago by Andy Neil 5 replies 5133 views
Suggested answer application which takes audio input from uart and give text output Latest 8 hours ago by verduy 1 replies 3802 views
Suggested answer JTAG/SWD and entering debug monitor Latest yesterday by vaiyawa 2 replies 4184 views
Suggested answer how to covert Speech to text Latest yesterday by vaiyawa 2 replies 5778 views
Not answered AHB Lite Started 3 days ago by Jenish Radadiya 0 replies 294 views
Suggested answer Design considerations for implementing flash program download Latest 4 days ago by Mohamed Nasser 3 replies 5885 views