The Foundation for Building Better Systems

Arm System IP enables system designers to configure and build performant, power efficient SoCs whilst further differentiating by combining Arm processors with their own IP elements via industry standard AMBA interfaces. Arm interconnects, debug and trace components and controllers are scalable across many different applications, from tiny IoT devices to large enterprise SoCs. 


Get support

Community Blogs

Community Forums

Suggested answer AXI4 master requirements for unaligned transactions (address v/s WSTRB) 0 votes 93 views 1 replies Latest 11 hours ago by guimers8 Answer this
Not answered TFT/LCD graphic contoller 0 votes 101 views 0 replies Started 14 hours ago by levetop Answer this
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi
  • CoreSight Trace Funnel
  • replicator
  • TPIU
  • AMBA 3 ATB Interface
  • CoreSight System Trace Macrocell (STM)
0 votes 46 views 0 replies Started yesterday by LWT Answer this
Not answered I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ?
  • AXI4
0 votes 63 views 0 replies Started 2 days ago by pure Answer this
Not answered AMBA 5 CHI Coherance protocol details 0 votes 136 views 0 replies Started 5 days ago by JO16 Answer this
Answered Atomic access LDR/STR vs LDREX/STREX
  • AHB-Lite
  • DesignStart
0 votes 658 views 2 replies Latest 6 days ago by EBB Answer this
Suggested answer AXI4 master requirements for unaligned transactions (address v/s WSTRB) Latest 11 hours ago by guimers8 1 replies 93 views
Not answered TFT/LCD graphic contoller Started 14 hours ago by levetop 0 replies 101 views
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi Started yesterday by LWT 0 replies 46 views
Not answered I am working on AXI vip and I am confused about where should I put logic about burst(FIXED,INCR,WRAP) can anybody give me direction ? Started 2 days ago by pure 0 replies 63 views
Not answered AMBA 5 CHI Coherance protocol details Started 5 days ago by JO16 0 replies 136 views
Answered Atomic access LDR/STR vs LDREX/STREX Latest 6 days ago by EBB 2 replies 658 views