SecurCore

Arm SecurCore processors are designed specifically for high-performance and high-volume smartcard and embedded security applications. 

Get Support


Community Forums

Suggested answer Cortex A9 MMU 0 votes 1806 views 10 replies Latest 11 hours ago by deas Answer this
Suggested answer initialisation of DRAM ECC with Cortex A9 CPU 0 votes 374 views 3 replies Latest yesterday by 42Bastian Schick Answer this
Suggested answer FVP MPS2 UART memory map 0 votes 333 views 2 replies Latest yesterday by Gabor M. Answer this
Suggested answer Does the processor frequency change when switching from secure to non secure domain?
  • Cortex-M23
  • TrustZone for Armv8-M
0 votes 274 views 2 replies Latest 2 days ago by Ghantaz Answer this
Suggested answer Is there any way to enforce padding between subroutines using the scatter file?
  • Cortex-M23
  • Arm Assembly Language (ASM)
0 votes 357 views 8 replies Latest 2 days ago by Ghantaz Answer this
Suggested answer A low-overhead real time counter consistent cross processor cores 0 votes 8891 views 1 replies Latest 2 days ago by Zhifei Yang Answer this
Suggested answer Cortex A9 MMU Latest 11 hours ago by deas 10 replies 1806 views
Suggested answer initialisation of DRAM ECC with Cortex A9 CPU Latest yesterday by 42Bastian Schick 3 replies 374 views
Suggested answer FVP MPS2 UART memory map Latest yesterday by Gabor M. 2 replies 333 views
Suggested answer Does the processor frequency change when switching from secure to non secure domain? Latest 2 days ago by Ghantaz 2 replies 274 views
Suggested answer Is there any way to enforce padding between subroutines using the scatter file? Latest 2 days ago by Ghantaz 8 replies 357 views
Suggested answer A low-overhead real time counter consistent cross processor cores Latest 2 days ago by Zhifei Yang 1 replies 8891 views