You copied the Doc URL to your clipboard.

NOT (vector)

Bitwise NOT (vector).

This instruction is used by the alias MVN.


NOT Vd.T, Vn.T


Is the name of the SIMD and FP destination register.
Is an arrangement specifier, and can be either 8B or 16B.
Is the name of the SIMD and FP source register.


Bitwise NOT (vector). This instruction reads each vector element from the source SIMD and FP register, places the inverse of each value into a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.