You copied the Doc URL to your clipboard.

FMAXV (vector)

Floating-point Maximum across Vector.


FMAXV Vd, Vn.T ; Half-precision

FMAXV Vd, Vn.T ; Single-precision and double-precision



Is the destination width specifier:

Single-precision and double-precision
Must be S.
Must be H.

Is an arrangement specifier:

Can be one of 4H or 8H.
Single-precision and double-precision
Must be 4S.
Is the number of the SIMD and FP destination register.
Is the name of the SIMD and FP source register.

Architectures supported (vector)

Supported in the Arm®v8.2 architecture and later.


Floating-point Maximum across Vector. This instruction compares all the vector elements in the source SIMD and FP register, and writes the largest of the values as a scalar to the destination SIMD and FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.