You copied the Doc URL to your clipboard.

UHSUB (vector)

Unsigned Halving Subtract.


UHSUB Vd.T, Vn.T, Vm.T


Is the name of the SIMD and FP destination register.
Is an arrangement specifier, and can be one of 8B, 16B, 4H, 8H, 2S or 4S.
Is the name of the first SIMD and FP source register.
Is the name of the second SIMD and FP source register.


Unsigned Halving Subtract. This instruction subtracts the vector elements in the second source SIMD and FP register from the corresponding vector elements in the first source SIMD and FP register, shifts each result right one bit, places each result into a vector, and writes the vector to the destination SIMD and FP register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.