You copied the Doc URL to your clipboard.

URSRA (scalar)

Unsigned Rounding Shift Right and Accumulate (immediate).


URSRA Vd, Vn, #shift


Is a width specifier, D.
Is the number of the SIMD and FP destination register.
Is the number of the first SIMD and FP source register.
Is the right shift amount, in the range 1 to 64.


Unsigned Rounding Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD and FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD and FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see USRA in the ARMv8-A Architecture Reference Manual.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.