Unsigned parallel byte-wise subtraction.
is an optional condition code.
is the destination register.
are the ARM registers holding the operands.
This instruction subtracts each byte of the second operand from the corresponding byte of the first operand and writes the results into the corresponding bytes of the destination. The results are modulo 28. It sets the APSR GE flags.
You cannot use PC for any register.
You can use SP in ARM instructions but this is deprecated in ARMv6T2 and above. You cannot use SP in Thumb instructions.
This instruction does not affect the N, Z, C, V, or Q flags.
It sets the GE flags in the APSR as follows:
for bits[7:0] of the result.
for bits[15:8] of the result.
for bits[23:16] of the result.
for bits[31:24] of the result.
It sets a GE flag to 1 to indicate that the corresponding result is greater than or equal
to zero, meaning a borrow did not occur. This is equivalent to a
instruction setting the C condition flag to 1.
You can use these flags to control a following
This ARM instruction is available in ARMv6 and above.
This 32-bit Thumb instruction is available in ARMv6T2 and above. For the ARMv7-M architecture, it is only available in an ARMv7E-M implementation.
There is no 16-bit version of this instruction in Thumb.