You copied the Doc URL to your clipboard.

3.4. eFlash cache

The eFlash cache is an instruction cache that is instantiated between the interconnect and the eFlash controller. The cache interfaces with the interconnect (master) over a 32-bit AHB-Lite bus and interfaces with the eFlash over a 128-bit AHB-Lite bus. The cache maintenance operations are performed through an APB3 interface.