Learn more about our Single Instruction Multiple Data (SIMD) Instruction Set Architectures (ISAs) below.

Scalable Vector Extension

Scalable Vector Extension (SVE) is a vector extension for AArch64 execution mode for the A64 instruction set of the Armv8 architecture. Unlike other SIMD architectures, SVE does not define the size of the vector registers. but constrains it to a range of possible values, from a minimum of 128 bits up to a maximum of 2048 in 128-bit wide units. Therefore, any CPU vendor can implement the extension by choosing the vector register size that better suits the workloads the CPU is targeting.

Read more

View the examples

Arm Helium technology

Helium is an M-Profile Vector Extension (MVE) that will deliver a significant performance uplift for machine learning and signal processing.

Read more

Arm Neon technology

Arm Neon technology is an advanced Single Instruction Multiple Data (SIMD) architecture extension for the Arm Cortex-A processor series and for Cortex-R52 and Cortex-R82 processors.

Read more