An Instruction Set Architecture (ISA) is part of the abstract model of a computer. It defines how software controls the CPU.
The Arm ISA family allows developers to write software and firmware that conforms to the Arm specifications, secure in the knowledge that any Arm-based processor will execute it in the same way. This is the foundation of the Arm portability and compatibility promise, underlying the Arm ecosystem.
Arm Instruction Set Architecture
The Arm architecture supports three instruction sets: A64, A32 and T32.
- The A64 and A32 instruction sets have fixed instruction lengths of 32-bits.
- The T32 instruction set was introduced as a supplementary set of 16-bit instructions that supported improved code density for user code. Over time, T32 evolved into a 16-bit and 32-bit mixed-length instruction set. As a result, the compiler can balance performance and code size trade-off in a single instruction set.
Explore these instruction sets:
A64 instruction set
The A64 instruction set, introduced in Armv8-A to support the 64-bit architecture.
A32 instruction set
The A32 instruction set, referred to as ‘ARM’ in Armv6 and Armv7 architectures.
T32 instruction set
The T32 instruction set, referred to as ‘Thumb’ in Armv6 and Armv7 architectures.
Arm Architecture Extensions
Arm provides a number of architecture extensions to address the needs of the next wave of compute. These extensions provide new capabilities for Arm IP.
Arm Custom Instructions support the intelligent and rapid development of fully integrated custom CPU instructions without software fragmentationLearn more
Arm Cortex processors with digital signal processing (DSP) extensions offer high performance signal processing with flexible, easy-to-use programmingLearn more
The Arm architecture provides high-performance and high-efficiency hardware support for floating-point operations in half-, single-, and double-precision arithmeticLearn more
Arm Helium technology is an extension of the Armv8.1-M architecture and delivers a significant performance uplift for machine learning and digital signal processing applicationsLearn more
Arm Neon technology is an advanced Single Instruction Multiple Data (SIMD) architecture extension for the Arm Cortex-A processor series and for Cortex-R52 processorsLearn more
|Answered||Where do I find presentations and photos from SC'18?||2 votes||1802 views||0 replies||Started 1 years ago by John Linford||Answer this|
|Not answered||MDK, SNTP Client, Timeout in case of error?||0 votes||39 views||0 replies||Started 7 hours ago by Julien MÊME (COMECA)||Answer this|
|Suggested answer||AXI4 master requirements for unaligned transactions (address v/s WSTRB)||0 votes||93 views||1 replies||Latest 11 hours ago by guimers8||Answer this|
|Suggested answer||How to set BOR for a STM32L4 micro on Keil||0 votes||159 views||1 replies||Latest 11 hours ago by R.Kopsch||Answer this|
|Answered||Where do I find presentations and photos from SC'18? Started 1 years ago by John Linford||0 replies 1802 views|
|Not answered||MDK, SNTP Client, Timeout in case of error? Started 7 hours ago by Julien MÊME (COMECA)||0 replies 39 views|
|Suggested answer||AXI4 master requirements for unaligned transactions (address v/s WSTRB) Latest 11 hours ago by guimers8||1 replies 93 views|
|Suggested answer||How to set BOR for a STM32L4 micro on Keil Latest 11 hours ago by R.Kopsch||1 replies 159 views|