Instruction Set Architecture

An Instruction Set Architecture (ISA) is part of the abstract model of a computer. It defines how software controls the CPU.

The Arm ISA family allows developers to write software and firmware that conforms to the Arm specifications, secure in the knowledge that any Arm-based processor will execute it in the same way. This is the foundation of the Arm portability and compatibility promise, underlying the Arm ecosystem.

Arm Instruction Set Architecture

The Arm architecture supports three instruction sets: A64, A32 and T32.

  • The A64 and A32 instruction sets have fixed instruction lengths of 32-bits.
  • The T32 instruction set was introduced as a supplementary set of 16-bit instructions that supported improved code density for user code. Over time, T32 evolved into a 16-bit and 32-bit mixed-length instruction set. As a result, the compiler can balance performance and code size trade-off in a single instruction set.

Explore these instruction sets:

A64 instruction set

The A64 instruction set, introduced in Armv8-A to support the 64-bit architecture.

Learn more

A32 instruction set

The A32 instruction set, referred to as ‘ARM’ in Armv6 and Armv7 architectures.

Learn more

T32 instruction set

The T32 instruction set, referred to as ‘Thumb’ in Armv6 and Armv7 architectures.

Learn more

Arm Architecture Extensions

Arm provides a number of architecture extensions to address the needs of the next wave of compute. These extensions provide new capabilities for Arm IP.

Custom Instructions

Arm Custom Instructions support the intelligent and rapid development of fully integrated custom CPU instructions without software fragmentation

Learn more

DSP extensions

Arm Cortex processors with digital signal processing (DSP) extensions offer high performance signal processing with flexible, easy-to-use programming

Learn more

Floating Point

The Arm architecture provides high-performance and high-efficiency hardware support for floating-point operations in half-, single-, and double-precision arithmetic

Learn more

Helium

Arm Helium technology is an extension of the Armv8.1-M architecture and delivers a significant performance uplift for machine learning and digital signal processing applications

Learn more

Neon

Arm Neon technology is an advanced Single Instruction Multiple Data (SIMD) architecture extension for the Arm Cortex-A processor series and for Cortex-R52 and Cortex-R82 processors

Learn more

Learning resources

The ISAs commonality and differentiation guide describes some of the features that are specific to each Arm Instruction Set Architecture (ISA) and considers which applications make best use of the ISA features. The focus of the guide is Cortex-R. However, we also consider Cortex-A and Cortex-M, in the context of helping a developer make the right choice for their project.

View the guide

Community Forums

Answered Morello: Frequently Asked Questions (FAQs) 0 votes 1367 views 1 replies Latest 1 months ago by Ash Wilding Answer this
Not answered Where do I find presentations and photos from SC'18? 2 votes 5521 views 0 replies Started 1 years ago by John Linford Answer this
Suggested answer uvision v5.11.1.0 could not load file .axf, debugger aborted
  • Keil MDK
 0 votes 8647 views 6 replies Latest 6 hours ago by sasi Answer this
Suggested answer Error in c51 keil uvision version9.60a 0 votes 103 views 1 replies Latest 8 hours ago by Andy Neil Answer this
Answered Morello: Frequently Asked Questions (FAQs) Latest 1 months ago by Ash Wilding 1 replies 1367 views
Not answered Where do I find presentations and photos from SC'18? Started 1 years ago by John Linford 0 replies 5521 views
Suggested answer uvision v5.11.1.0 could not load file .axf, debugger aborted Latest 6 hours ago by sasi 6 replies 8647 views
Suggested answer Error in c51 keil uvision version9.60a Latest 8 hours ago by Andy Neil 1 replies 103 views